EDS2532JEBH-75 sdram equivalent, 256m bits sdram.
*
*
*
*
*
* 2.5V power supply Clock frequency: 133MHz (max.) LVCMOS interface Single pulsed /RAS ×32 organization 4 banks can operate simultaneous.
The EDS2532JEBH is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. It is packaged in 90-ball FBGA.
Pin Configurations
/xxx indicate active low signal.
9.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 764.53KB)