The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
www.DataSheet4U.com
DATA SHEET
256M bits SDRAM
EDS2532EESL-75 (8M words × 32 bits)
Specifications
• Density: 256M bits • Organization 2M words × 32 bits × 4 banks • Package: 92-ball FBGA Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 1.8V ± 0.1V • Clock frequency: 133MHz (max.) • 2KB page size Row address: A0 to A11 Column address: A0 to A8 • Four internal banks for concurrent operation • Interface: LVCMOS • Burst lengths (BL): 1, 2, 4, 8, full page • Burst type (BT): Sequential (1, 2, 4, 8, full page) Interleave (1, 2, 4, 8) • /CAS Latency (CL): 2, 3 • Precharge: auto precharge operation for each burst access • Driver strength: half/quarter • Refresh: auto-refresh, self-refresh • Refresh cycles: 4096 cycles/64ms Average refresh period: 15.