Datasheet4U Logo Datasheet4U.com

EBE52UD6AFSA - 512MB DDR2 SDRAM SO-DIMM

General Description

The EBE52UD6AFSA is 64M words × 64 bits, 2 ranks DDR2 SDRAM Small Outline Dual In-line Memory Module, mounting 8 pieces of 512M bits DDR2 SDRAM sealed in FBGA (µBGA) package.

Read and write operations are performed at the cross points of the CK and the /CK.

Key Features

  • 200-pin socket type small outline dual in line memory module (SO-DIMM)  PCB height: 30.0mm  Lead pitch: 0.6mm  Lead-free (RoHS compliant).
  • Power supply: VDD = 1.8V ± 0.1V.
  • Data rate: 667Mbps/533Mbps/400Mbps (max. ).
  • SSTL_18 compatible I/O.
  • Double-data-rate architecture: two data transfers per clock cycle.
  • Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver.

📥 Download Datasheet

Datasheet Details

Part number EBE52UD6AFSA
Manufacturer Elpida Memory
File Size 286.36 KB
Description 512MB DDR2 SDRAM SO-DIMM
Datasheet download datasheet EBE52UD6AFSA Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Elpida Memory

Part Number Description
EBE52UD6ABSA 512MB DDR2 SDRAM SO-DIMM
EBE52UD6AJUA 512MB DDR2 SDRAM SO-DIMM
EBE52UC8AAFA 512MB Unbuffered DDR2 SDRAM DIMM
EBE52UC8AAFV 512MB Unbuffered DDR2 SDRAM HYPER DIMM
EBE52EC8AAFA 512MB Unbuffered DDR2 SDRAM DIMM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATA SHEET www.DataSheet4U.com 512MB DDR2 SDRAM SO-DIMM EBE52UD6AFSA (64M words × 64 bits, 2 Ranks) Description The EBE52UD6AFSA is 64M words × 64 bits, 2 ranks DDR2 SDRAM Small Outline Dual In-line Memory Module, mounting 8 pieces of 512M bits DDR2 SDRAM sealed in FBGA (µBGA) package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4 bits prefetch-pipelined architecture. Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology.