Datasheet4U Logo Datasheet4U.com

EBE51UD8AJWA - 512MB Unbuffered DDR2 SDRAM DIMM

Description

Pin name A0 to A13 A10 (AP) BA0, BA1 DQ0 to DQ63 /RAS /CAS /WE /CS0 CKE0 CK0 to CK2 /CK0 to /CK2 DQS0 to DQS7, /DQS0 to /DQS7 DM0 to DM7 SCL SDA SA0 to SA2 VDD VDDSPD VREF VSS ODT0 NC Function Address input Row address Column address Auto precharge Bank select address Data input/output Row address s

Features

  • Double-data-rate architecture; two data transfers per clock cycle.
  • The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture.
  • Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver.
  • DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
  • Differential clock inputs (CK and /CK).
  • DLL aligns DQ and DQS transitions with CK transi.

📥 Download Datasheet

Datasheet Details

Part number EBE51UD8AJWA
Manufacturer Elpida Memory
File Size 274.18 KB
Description 512MB Unbuffered DDR2 SDRAM DIMM
Datasheet download datasheet EBE51UD8AJWA Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Elpida Memory

Part Number Description
EBE51UD8ABFA 512MB Unbuffered DDR2 SDRAM DIMM
EBE51UD8ABFV 512MB Unbuffered DDR2 SDRAM HYPER DIMM
EBE51UD8AEFA 512MB Unbuffered DDR2 SDRAM DIMM
EBE51UD8AEFA-6 512MB Unbuffered DDR2 SDRAM DIMM
EBE51UD8AGFA 512MB Unbuffered DDR2 SDRAM DIMM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATA SHEET www.DataSheet4U.com 512MB Unbuffered DDR2 SDRAM DIMM EBE51UD8AJWA (64M words × 64 bits, 1 Rank) Specifications • Density: 512MB • Organization  64M words × 64 bits, 1 rank • Mounting 8 pieces of 512M bits DDR2 SDRAM sealed in FBGA • Package: 240-pin socket type dual in line memory module (DIMM)  PCB height: 30.0mm  Lead pitch: 1.0mm  Lead-free (RoHS compliant) • Power supply: VDD = 1.8V ± 0.1V • Data rate: 800Mbps/667Mbps (max.) • Four internal banks for concurrent operation (components) • Interface: SSTL_18 • Burst lengths (BL): 4, 8 • /CAS Latency (CL): 3, 4, 5, 6 • Precharge: auto precharge option for each burst access • Refresh: auto-refresh, self-refresh • Refresh cycles: 8192 cycles/64ms  Average refresh period 7.8µs at 0°C ≤ TC ≤ +85°C 3.
Published: |