EBE51UD8AJWA
Features
- Double-data-rate architecture; two data transfers per clock cycle
- The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; centeraligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- mands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted /CAS by programmable additive latency for better mand and data bus efficiency
- Off-Chip-Driver Impedance Adjustment and On-Die Termination for better signal quality
- /DQS can be disabled for single-ended Data Strobe operation
Document No. E1053E30 (Ver. 3.0) Date Published April 2008 (K) Japan Printed in Japan URL: http://.elpida. Elpida Memory, Inc. 2007-2008
Ordering...
