EBE21EE8ABFA dimm equivalent, 2gb unbuffered ddr2 sdram dimm.
* Double-data-rate architecture; two data transfers per clock cycle
* The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture
*.
Pin name A0 to A13 A10 (AP) BA0, BA1, BA2 DQ0 to DQ63 CB0 to CB7 /RAS /CAS /WE /CS0, /CS1 CKE0, CKE1 CK0 to CK2 /CK0 to /CK2 DQS0 to DQS8, /DQS0 to /DQS8 DM0 to DM8 SCL SDA SA0 to SA2 VDD VDDSPD VREF VSS ODT0, ODT1 NC Function Address input Row addre.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 258.38KB)