Datasheet4U Logo Datasheet4U.com

EBE11UD8ABDA - 1GB DDR2 SDRAM SO-DIMM

Description

The EBE11UD8ABDA is 128M words × 64 bits, 2 ranks DDR2 SDRAM Small Outline Dual In-line Memory Module, mounting 16 pieces of 512M bits DDR2 SDRAM with sFBGA stacking technology.

Read and write operations are performed at the cross points of the CK and the /CK.

Features

  • 200-pin socket type small outline dual in line memory module (SO-DIMM)  PCB height: 30.0mm  Lead pitch: 0.6mm  Lead-free.
  • 1.8V power supply.
  • Data rate: 533Mbps/400Mbps (max. ).
  • 1.8V (SSTL_18 compatible) I/O.
  • Double-data-rate architecture: two data transfers per clock cycle.
  • Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver.
  • DQS is edge aligned wi.

📥 Download Datasheet

Datasheet Details

Part number EBE11UD8ABDA
Manufacturer Elpida Memory
File Size 249.99 KB
Description 1GB DDR2 SDRAM SO-DIMM
Datasheet download datasheet EBE11UD8ABDA Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Elpida Memory

Part Number Description
EBE11UD8ABFA 1GB Unbuffered DDR2 SDRAM DIMM
EBE11UD8ABFV 1GB Unbuffered DDR2 SDRAM DIMM HYPER DIMM
EBE11UD8AEFA 1GB Unbuffered DDR2 SDRAM DIMM
EBE11UD8AEFA-6 1GB Unbuffered DDR2 SDRAM DIMM
EBE11UD8AESA 1GB DDR2 SDRAM SO-DIMM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PRELIMINARY DATA SHEET www.DataSheet4U.com 1GB DDR2 SDRAM SO-DIMM EBE11UD8ABDA (128M words × 64 bits, 2 Ranks) Description The EBE11UD8ABDA is 128M words × 64 bits, 2 ranks DDR2 SDRAM Small Outline Dual In-line Memory Module, mounting 16 pieces of 512M bits DDR2 SDRAM with sFBGA stacking technology. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4 bits prefetch-pipelined architecture. Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology.
Published: |