Datasheet Details
| Part number | EBE10UE8AEFA |
|---|---|
| Manufacturer | Elpida Memory |
| File Size | 272.02 KB |
| Description | 1GB Unbuffered DDR2 SDRAM DIMM |
| Datasheet |
 EBE10UE8AEFA Datasheet
|
|
|
General Description
Pin name A0 to A13 A10 (AP) BA0, BA1, BA2 DQ0 to DQ63 /RAS /CAS /WE /CS0 CKE0 CK0 to CK2 /CK0 to /CK2 DQS0 to DQS7, /DQS0 to /DQS7 DM0 to DM7 SCL SDA SA0 to SA2 VDD VDDSPD VREF VSS ODT0 NC Function Address input Row address Column address Auto precharge Bank select address Data input/output Row addr
Key Features
- Double-data-rate architecture; two data transfers per clock cycle.
- The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture.
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver.
- DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
- Differential clock inputs (CK and /CK).
- DLL aligns DQ and DQS transitions with CK transi.