* Double-data-rate architecture; two data transfers per clock cycle
* The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture
*.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts