• Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
• Pulsed interface
• Possible to assert random column address in every cycle
• Dual internal banks controlled by A11
• Byte control by LDQM and UDQM
• Programmable Wrap sequence: Sequential / Interleave
• Programma.