QL2009-XPQ208C, QL2 - 3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility

QL2009-XPQ208C Datasheet Preview — This datasheet PDF includes multiple part numbers: QL2009-XPQ208C, QL2. Please refer to the document for exact specifications by model.

Datasheet Details

Part number	QL2009-XPQ208C, QL2
Manufacturer	ETC
File Size	272.83 KB
Description	3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility
Datasheet	QL2-009.pdf
Note	This datasheet PDF includes multiple part numbers: QL2009-XPQ208C, QL2. Please refer to the document for exact specifications by model.

QL2009-XPQ208C Product details

Description

Pin TDI TRSTB TMS TCK TDO STM I/ACLK I/GCLK I I/O VCC GND Function Test Data In for JTAG Active low Reset for JTAG Test Mode Select for JTAG Test Clock for JTAG Test data out for JTAG Special Test Mode High-drive input and/or array network driver High-drive input and/or global network driver High-drive input Input/Output pin Power supply pin Ground pin Description Hold HIGH during normal operation.

Features

-3.3V and 5.0V operation with low standby power -I/O pin-compatibility between different devices in the same packages -PCI compliant (at 5.0V), full speed 33 MHz implementations -High design security provided by security fuses QL2009 Block Diagram 672 Logic Cells 3-35 QL2009.

📁 QL2009-XPQ208C Similar Datasheet

QL2003 - Low Cost and Flexibility (QL)
QL202 - SOLID STATE INDICATOR LAMPS (Fairchild Semiconductor)
QL202GD - SOLID STATE INDICATOR LAMPS (Fairchild Semiconductor)
QL202xx - SOLID STATE INDICATOR LAMPS (Fairchild Semiconductor)

Other Datasheets by ETC

QL2009-XPQ208I - 3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility
QL2009-XPB256C - 3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility
QL2009-XPB256I - 3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility
QL2009-XPF144C - 3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility
QL2009-XPF144I - 3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility
QL2009-0PB256C - 3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility

Published: Apr 16, 2005 |