Datasheet4U Logo Datasheet4U.com

AR2010 - GPS Controller SoC

Datasheet Summary

Features

  • The AR2010 controller SoC includes the following functions and capabilities: CPU: MIPS 1 class R3000 level, 32-bit RISC processor with 2 KB Instruction cache and 2 KB data cache, and up to 100 MHz CPU Clock rate Built-in 64 KB SRAM SDRAM Controller supports two SDRAM banks of 16-bit data bus Up to 32 MB address space GPS Base-band decoder with 12 channel correlators and built-in carrier/code tracking loops LCD display interface driver ADC with touch screen interface controller Supports GPIOs fo.

📥 Download Datasheet

Datasheet preview – AR2010

Datasheet Details

Part number AR2010
Manufacturer ETC
File Size 529.40 KB
Description GPS Controller SoC
Datasheet download datasheet AR2010 Datasheet
Additional preview pages of the AR2010 datasheet.
Other Datasheets by ETC

Full PDF Text Transcription

Click to expand full text
The wireless communication solution provider GPS Controller SoC AR2010 The AR2010 GPS controller SoC is a single chip integrated processor with peripherals suitable for all GPS receiver related products, GPS engine board, GPS mouse, GPS CF-card, GPS watch, GPS handheld navigator/locator, PDA with GPS receiver, add-on notebook PC and other specific designs. www.DataSheet4U.
Published: |