M54D2G16128A sdram equivalent, lpddr2 sdram.
Ball Name
Type
CK_t, CK_c
Input
CKE
Input
CS_n CA[n:0] DQ[n:0]
Input Input I/O
DQS[n:0]_t, I/O
DQS[n:0]_c
DM[n:0]
Input
M54D2G16128A
Function Clock: CK_t and CK_c are differential clock inputs. All Double Data Rate (DDR) CA inputs are sa.
Image gallery
TAGS
Download (Size : 5.71MB)