Datasheet4U Logo Datasheet4U.com

M52S32321A - 512K x 32Bit x 2Banks Synchronous DRAM

Features

  • z 2.5V power supply z LVCMOS compatible with multiplexed address z Dual banks operation z MRS cycle with address key programs - CAS Latency (1, 2 & 3 ) - Burst Length (1, 2, 4, 8 & full page) - Burst Type (Sequential & Interleave) z EMRS cycle with address key programs. z All inputs are sampled at the positive going edge of the system clock z Burst Read Single-bit Write operation z Special Function Support. - PASR (Partial Array Self Refresh ) - TCSR (Temperature compensated Self Refr.

📥 Download Datasheet

Datasheet Details

Part number M52S32321A
Manufacturer ESMT
File Size 868.68 KB
Description 512K x 32Bit x 2Banks Synchronous DRAM
Datasheet download datasheet M52S32321A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
M52 TRIPLE-BALANCED MIXER Tyco Electronics
M52001SP SYNC SIGNAL PROCESSOR Mitsubishi
M52003AFP PAL VIDEO CHROMA INTERFACE Mitsubishi
M52005P COMB FILTER Y/C PROCESSOR/CORING Mitsubishi
M52014SP TWIN PLL VIF / SIF Mitsubishi Electric

Other Datasheets by ESMT

Part Number Description
M52D2561616A Mobile Synchronous DRAM
M52D256328A Mobile Synchronous DRAM
M52D5121632A Mobile Synchronous DRAM
M52D5123216A Mobile Synchronous DRAM

Full PDF Text Transcription

Click to expand full text
ESMT Revision History : Revision 1.0 (Oct. 31, 2006) - Original Revision 1.1 (Dec. 29, 2006) - Add -6 spec Revision 1.2 (Mar. 02, 2007) - Modify VOH and VOL - Delete BGA ball name of packing dimensions Revision 1.3 (May. 14,2007) - Modify tSS (1.5ns => 2ns) and tSH(1ns => 1.5ns) Revision 1.4 (Jul. 10,2007) - Modify type error M52S32321A Elite Semiconductor Memory Technology Inc. Publication Date : Jul. 2007 Revision : 1.4 1/29 ESMT M52S32321A SDRAM 512K x 32Bit x 2Banks Synchronous DRAM FEATURES z 2.5V power supply z LVCMOS compatible with multiplexed address z Dual banks operation z MRS cycle with address key programs - CAS Latency (1, 2 & 3 ) - Burst Length (1, 2, 4, 8 & full page) - Burst Type (Sequential & Interleave) z EMRS cycle with address key programs.
Published: |