M15T2G8256A DDR3 SDRAM
and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential c.
The chip is designed to comply with all key DDR3(L) DRAM key features and all of the control and address inputs are syn.
Image gallery
Download