M14D5121632A-2.5BBG2A sdram equivalent, ddr-ii sdram.
* JEDEC Standard
* VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V
* Internal pipelined double-data-rate architecture; two data access per clock cycle
* Bi-directio.
Pin Name
A0~A12, BA0,BA1
DQ0~DQ15 RAS CAS WE VSS VDD
DQS, DQS (LDQS, LDQS UDQS, UDQS)
ODT
NC
Function
Address inputs - Row address A0~A12 - Column address A0~A9 A10/AP : Auto Precharge BA0, BA1 : Bank selects (4 Banks)
Data-in/Data-out
Command inpu.
Image gallery
TAGS
Download (Size : 2.04MB)