z JEDEC standard 3.3V power supply z LVTTL compatible with multiplexed address z Dual banks operation z MRS cycle with address key programs - CAS Latency (2 & 3 ) www.Dat.

The M12L32162A is 33,554,432 bits synchronous high data rate Dynamic RAM organized as 2 x 1,048,576 .

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts