M12L2561616A-7TG2S dram equivalent, synchronous dram.
* JEDEC standard 3.3V power supply
* LVTTL compatible with multiplexed address
* Four banks operation
* MRS cycle with address key programs
- CAS Latency .
PIN CONFIGURATION (TOP VIEW)
(TSOPII 54L, 400milX875mil Body, 0.8mm Pin Pitch)
VDD 1 DQ0 2 VDDQ 3 DQ1 4 DQ2 5 VSSQ 6.
The M12L2561616A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 16 bits. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. .
Image gallery
TAGS
Download (Size : 1.66MB)