Datasheet4U Logo Datasheet4U.com

M12L128168A-6TG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM

Download the M12L128168A-6TG2S datasheet PDF. This datasheet also covers the M12L128168A variant, as both devices belong to the same 2m x 16 bit x 4 banks synchronous dram family and are provided as variant models within a single manufacturer datasheet.

Description

The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits.

Features

  • JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave ) All inputs are sampled at the positive going edge of the system clock Burst Read single write operation DQM for masking Auto & self refresh 64ms refresh period (4K cycle) M12L128168A (2S) 2M x 16 Bit x 4 Banks Synchronous DRAM.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (M12L128168A_EliteSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number M12L128168A-6TG2S
Manufacturer ESMT
File Size 785.62 KB
Description 2M x 16 Bit x 4 Banks Synchronous DRAM
Datasheet download datasheet M12L128168A-6TG2S Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
M12 12-KEYS PIANO 8/12 DEMO TUNES IC MOSDESIGN
M120 NON VOLATILE RANDOM ACCESS MEMORY SGS
M120-2 NON VOLATILE RANDOM ACCESS MEMORY SGS
M1200 Mercury TM1200 PCB-Mount Analog Encoders GSI Group
M1200A ON/OFF ONE SHOT LED FLASH IC MOSDESIGN

Other Datasheets by ESMT

Part Number Description
M12L128168A-6TG2N 2M x 16 Bit x 4 Banks Synchronous DRAM
M12L128168A-6TG 2M x 16 Bit x 4 Banks Synchronous DRAM
M12L128168A-6TVAG2N Synchronous DRAM
M12L128168A-6TVAG2S 2M x 16 Bit x 4 Banks Synchronous DRAM
M12L128168A-6TVG2N Synchronous DRAM

Full PDF Text Transcription

Click to expand full text
ESMT SDRAM FEATURES JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave ) All inputs are sampled at the positive going edge of the system clock Burst Read single write operation DQM for masking Auto & self refresh 64ms refresh period (4K cycle) M12L128168A (2S) 2M x 16 Bit x 4 Banks Synchronous DRAM ORDERING INFORMATION Product ID M12L128168A-5TG2S M12L128168A-5BG2S M12L128168A-6TG2S M12L128168A-6BG2S M12L128168A-7TG2S M12L128168A-7BG2S Max Freq.
Published: |