Datasheet4U Logo Datasheet4U.com

74AHC138S16 - 3-TO-8 LINE DECODER DEMULTIPLEXER

This page provides the datasheet information for the 74AHC138S16, a member of the 74AHC138 3-TO-8 LINE DECODER DEMULTIPLEXER family.

Datasheet Summary

Description

The 74AHC138 is an advanced high speed CMOS device.

The device accepts a three bit binary weighted address on input pins A0, A1 and A2 and when enabled will produce one active low output with the remaining seven being high.

Features

  • Wide Supply Voltage Range from 2.0 V to 5.5 V.
  • Sinks or sources 8mA at Vcc = 4.5V.
  • CMOS low power consumption.
  • Schmitt Trigger Action at All Inputs.
  • Inputs accept up to 5.5 V.
  • ESD Protection Tested per JESD 22 Exceeds 200-V Machine Model (A115-A) Exceeds 2000-V Human Body Model (A114-A) Exceeds 1000-V Charged Device Model (C101C).
  • Latch-Up Exceeds 250mA per JESD 78, Class II.
  • SO16 Available in “Green” Molding Compound (no B.

📥 Download Datasheet

Datasheet preview – 74AHC138S16

Datasheet Details

Part number 74AHC138S16
Manufacturer DIODES
File Size 302.90 KB
Description 3-TO-8 LINE DECODER DEMULTIPLEXER
Datasheet download datasheet 74AHC138S16 Datasheet
Additional preview pages of the 74AHC138S16 datasheet.

📁 Similar Datasheet

  • 74AHC138 - 3-to-8 line decoder/demultiplexer (NXP)
  • 74AHC138 - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74AHC138-Q100 - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74AHC138BQ - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74AHC138D - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74AHC132 - Quad 2-input NAND Schmitt trigger (NXP)
  • 74AHC132 - Quad 2-input NAND Schmitt trigger (nexperia)
  • 74AHC132-Q100 - Quad 2-input NAND Schmitt trigger (nexperia)
  • 74AHC132BQ - Quad 2-input NAND Schmitt trigger (nexperia)
  • 74AHC132D - Quad 2-input NAND Schmitt trigger (nexperia)
Other Datasheets by Diodes

Full PDF Text Transcription

Click to expand full text
Preliminary 74AHC138 3-TO-8 LINE DECODER DEMULTIPLEXER Description Pin Assignments The 74AHC138 is an advanced high speed CMOS device. The device accepts a three bit binary weighted address on input pins A0, A1 and A2 and when enabled will produce one active low output with the remaining seven being high. There are two active LOW enable inputs E1 and E2, and one active HIGH enable input E3. The disabled device state results in all outputs being high. The enable state occurs with E 1 and E 2 asserted low and E3 asserted high. The multiple enable lines allow for the parallel expansion of decoders to create 4-to-16 line versions with no additional parts and 5-to-32 versions with the addition of a single inverter. Features • Wide Supply Voltage Range from 2.0 V to 5.
Published: |