S26KS256S devices equivalent, high-speed cmos mirrorbit nor flash devices.
* 3.0V I/O, 11 bus signals
* Single ended clock
* 1.8V I/O, 12 bus signals
* Differential clock (CK, CK#)
* Chip Select (CS#)
* 8-bit data bus (DQ.
................................................... 4 1.1 DDR Center Aligned Read Strobe
Functionality (DCARS) ................................................. 6 1.2 Error Detection and Correction Functionality................ 6
2. Connection Diagra.
Image gallery
TAGS
Download (Size : 1.67MB)