Datasheet4U Logo Datasheet4U.com

GVT71256C36 - (GVT7xxxx) 256K X 36/512K X 18 Pipelined SRAM

General Description

The Cypress Synchronous Burst SRAM family employs high-speed, low power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology.

Each memory cell consists of four transistors and two high valued resistors.

Key Features

  • Fast access times: 2.5 ns, 3.0 ns, and 3.5 ns.
  • Fast clock speed: 225 MHz, 200 MHz, 166 MHz, and 150 MHz.
  • Fast OE access times: 2.5 ns, 3.0 ns, and 3.5 ns.
  • Optimal for performance (two cycle chip deselect, depth expansion without wait state).
  • 3.3V.
  • 5% and +10% power supply.
  • 3.3V or 2.5V I/O supply.
  • 5V tolerant inputs except I/Os.
  • Clamp diodes to V SS at all inputs and outputs.
  • Common data inputs and data out.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
( DataSheet : www.DataSheet4U.com ) CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 256K x 36/512K x 18 Pipelined SRAM Features • Fast access times: 2.5 ns, 3.0 ns, and 3.5 ns • Fast clock speed: 225 MHz, 200 MHz, 166 MHz, and 150 MHz • Fast OE access times: 2.5 ns, 3.0 ns, and 3.5 ns • Optimal for performance (two cycle chip deselect, depth expansion without wait state) • 3.3V –5% and +10% power supply • 3.3V or 2.