Datasheet4U Logo Datasheet4U.com

CY7C335 - Universal Synchronous EPLD

CY7C335 Description

1CY 7C33 5 fax id: 6018 CY7C335 www.DataSheet4U.com Universal Synchronous EPLD .
The CY7C335 is a high-performance, erasable, programmable logic device (EPLD) whose architecture has been optimized to enable the user to easily and e.

CY7C335 Features

* 100-MHz output registered operation
* Twelve I/O macrocells, each having:
* Registered, three-state I/O pins
* Input and output register clock select multiplexer
* Feed back multiplexer

📥 Download Datasheet

Preview of CY7C335 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
CY7C335
Manufacturer
Cypress Semiconductor
File Size
342.27 KB
Datasheet
CY7C335_CypressSemiconductor.pdf
Description
Universal Synchronous EPLD

📁 Related Datasheet

  • CY7C325 - Timing Control Unit (Cypress)
  • CY7C340 - Multiple Array Matrix High-Density EPLDs (Cypress)
  • CY7C342 - 128-Macrocell MAX EPLDs (Cypress)
  • CY7C342B - 128-Macrocell MAX EPLDs (Cypress)
  • CY7C343 - 64-Macrocell MAX EPLD (Cypress)
  • CY7C343B - 64-Macrocell MAX EPLD (Cypress)
  • CY7C345 - 128-Macrocell MAX EPLDs (Cypress)
  • CY7C008 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)

📌 All Tags

Universal Synchronous EPLD Cypress Semiconductor
Cypress Semiconductor CY7C335-like datasheet