CY7C335 - Universal Synchronous EPLD

Product Overview

Cypress Semiconductor

Datasheet Details

Part number	CY7C335
Manufacturer	Cypress Semiconductor
File Size	342.27 KB
Description	Universal Synchronous EPLD
Datasheet	CY7C335 Datasheet
Additional preview pages of the CY7C335 datasheet.

Product details

Description

The CY7C335 is a high-performance, erasable, programmable logic device (EPLD) whose architecture has been optimized to enable the user to easily and efficiently construct very high performance state machines.

Features

100-MHz output registered operation.
Twelve I/O macrocells, each having:.
Registered, three-state I/O pins.
Input and output register clock select multiplexer.
Feed back multiplexer.
Output enable (OE) multiplexer Bypass on input and output registers All twelve macrocell state registers can be hidden User configurable I/O macrocells to impleme.

📁 Similar Datasheet

CY7C325 - Timing Control Unit (Cypress)
CY7C340 - Multiple Array Matrix High-Density EPLDs (Cypress)
CY7C342 - 128-Macrocell MAX EPLDs (Cypress)
CY7C342B - 128-Macrocell MAX EPLDs (Cypress)
CY7C343 - 64-Macrocell MAX EPLD (Cypress)
CY7C343B - 64-Macrocell MAX EPLD (Cypress)
CY7C345 - 128-Macrocell MAX EPLDs (Cypress)
CY7C008 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)

Other Datasheets by Cypress Semiconductor

CY7C331 - Asynchronous Registered EPLD
CY7C341B - 192-Macrocell MAX EPLD
CY7C344 - 32-Macrocell MAX EPLD
CY7C344B - 32-Macrocell MAX EPLD
CY7C346 - USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C371 - 32-Macrocell Flash CPLD

Published: Jan 22, 2009 |