Datasheet4U.com

CY7C25632KV18 Datasheet 72-Mbit QDR II+ SRAM Four-Word Burst Architecture

Manufacturer: Cypress (now Infineon)

📥 Download Datasheet

CY7C25632KV18 72-mbit qdr ii+ sram four-word burst architecture by Cypress (now Infineon) - Datasheet Preview

Datasheet Details

Part number	CY7C25632KV18
Manufacturer	Cypress (now Infineon)
File Size	608.41 KB
Description	72-Mbit QDR II+ SRAM Four-Word Burst Architecture
Datasheet	CY7C25632KV18 Datasheet

Overview

CY7C25632KV18 CY7C25652KV18 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.

Key Features

Separate independent read and write data ports.
Supports concurrent transactions.
550 MHz clock for high bandwidth.
Four-word burst for reducing address bus frequency.
Double data rate (DDR) interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz.
Available in 2.5 clock cycle latency.
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Echo clocks (CQ and CQ) simplify data capture in high-speed sy.

More Datasheets from Cypress (now Infineon)

Part Number	Description
CY7C2563KV18	72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C2563XV18	72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C2561KV18	72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C2562XV18	72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C2564XV18	72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C25652KV18	72-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C2565KV18	72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C2565XV18	72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C25682KV18	72-Mbit DDR II+ SRAM Two-Word Burst Architecture
CY7C25422KV18	72-Mbit QDR II+ SRAM Two-Word Burst Architecture