Datasheet4U Logo Datasheet4U.com

CY7C1620KV18 - 144-Mbit DDR II SRAM Two-Word Burst Architecture

Download the CY7C1620KV18 datasheet PDF. This datasheet also covers the CY7C1618KV18 variant, as both devices belong to the same 144-mbit ddr ii sram two-word burst architecture family and are provided as variant models within a single manufacturer datasheet.

Features

  • 144-Mbit density (8M × 18, 4M × 36).
  • 333 MHz clock for high bandwidth.
  • Two-word burst for reducing address bus frequency.
  • Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches.
  • Echo clocks (CQ and CQ) simplify data capture in high-speed systems.
  • Synchronous i.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7C1618KV18-CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C1006D 1-Mbit (256K x 4) Static RAM Cypress
CY7C1011G 2-Mbit (128K words x 16 bit) Static RAM Cypress
CY7C1041G 4-Mbit (256K words x 16 bit) Static RAM Cypress
CY7C1041GE 4-Mbit (256K words x 16 bit) Static RAM Cypress
CY7C1041GN 4-Mbit (256K words x 16 bit) Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1625KV18 144-Mbit QDR II SRAM Two-Word Burst Architecture
CY7C1612KV18 144-Mbit QDR II SRAM Two-Word Burst Architecture
CY7C1613KV18 144-Mbit QDR II SRAM Four-Word Burst Architecture
CY7C1614KV18 144-Mbit QDR II SRAM Two-Word Burst Architecture
CY7C1615KV18 144-Mbit QDR II SRAM Four-Word Burst Architecture

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C1618KV18/CY7C1620KV18 144-Mbit DDR II SRAM Two-Word Burst Architecture 144-Mbit DDR II SRAM Two-Word Burst Architecture Features ■ 144-Mbit density (8M × 18, 4M × 36) ■ 333 MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz ■ Two input clocks (K and K) for precise DDR timing ❐ SRAM uses rising edges only ■ Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches ■ Echo clocks (CQ and CQ) simplify data capture in high-speed systems ■ Synchronous internally self-timed writes ■ DDR II operates with 1.5-cycle read latency when DOFF is asserted high ■ Operates similar to DDR I device with one cycle read latency when DOFF is asserted low ■ 1.
Published: |