Datasheet4U Logo Datasheet4U.com

CY7C1568KV18 Datasheet 72-Mbit DDR II+ SRAM Two-Word Burst Architecture

Manufacturer: Cypress (now Infineon)

📥 Download Datasheet

Overview

CY7C1568KV18/CY7C1570KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.

Key Features

  • 72-Mbit density (4M × 18, 2M × 36).
  • 550 MHz clock for high bandwidth.
  • Two-word burst for reducing address bus frequency.
  • Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz.
  • Available in 2.5 clock cycle latency.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Echo clocks (CQ and CQ) simplify data capture in high speed systems.
  • Data valid pin (QVLD) to indicate valid data on the output.
  • Sync.

More Datasheets from Cypress (now Infineon)

Part Number Description
CY7C1562XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1563XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C1564XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C1565KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1565XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C150 1Kx4 Static RAM
CY7C1510AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510V18 1.8V Synchronous Pipelined SRAM
CY7C1511AV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture