Datasheet4U Logo Datasheet4U.com
Cypress logo

CY7C1564XV18

CY7C1564XV18 is 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture manufactured by Cypress.
CY7C1564XV18 datasheet preview

CY7C1564XV18 Datasheet

Part number CY7C1564XV18
Download CY7C1564XV18 / CY7C1562XV18 Datasheet (PDF)
File Size 1.20 MB
Manufacturer Cypress
Description 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C1564XV18 page 2 CY7C1564XV18 page 3

Related Cypress Datasheets

Part Number Description
CY7C1562XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1563XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C1565KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1565XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture

CY7C1564XV18 Distributor

CY7C1564XV18 Description

CY7C1562XV18/CY7C1564XV18 72-Mbit QDR® II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) 72-Mbit QDR® II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency).

CY7C1564XV18 Key Features

  • Separate independent read and write data ports
  • Supports concurrent transactions
  • 450 MHz clock for high bandwidth
  • Two-word burst for reducing address bus frequency
  • Double Data Rate (DDR) interfaces on both read and write ports
  • Available in 2.5 clock cycle latency
  • Two input clocks (K and K) for precise DDR timing
  • SRAM uses rising edges only
  • Echo clocks (CQ and CQ) simplify data capture in high speed
  • Data valid pin (QVLD) to indicate valid data on the output

More datasheets by Cypress

See all Cypress parts

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts