Datasheet4U Logo Datasheet4U.com

CY7C1411AV18 - (CY7C14xxAV18) 36-Mbit QDR-II SRAM 4-Word Burst Architecture

Download the CY7C1411AV18 datasheet. This PDF covers multiple CY7C1413AV18 part numbers and includes detailed specifications, pin configuration, electrical characteristics, and application information for single-supply dual operational amplifiers.

Description

The CY7C1411AV18, CY7C1426AV18, CY7C1413AV18, and CY7C1415AV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR™-II architecture.

QDR-II architecture consists of two separate ports to access the memory array.

Features

  • Functional.

📥 Download Datasheet

Datasheet preview – CY7C1411AV18

Datasheet Details

Part number CY7C1411AV18
Manufacturer Cypress (now Infineon)
File Size 760.96 KB
Description (CY7C14xxAV18) 36-Mbit QDR-II SRAM 4-Word Burst Architecture
Datasheet download datasheet CY7C1411AV18 Datasheet
Additional preview pages of the CY7C1411AV18 datasheet.

📁 Similar Datasheet

  • CY7C1460SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
  • CY7C1462SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1411BV18 - (CY7C14xxBV18) 36-Mbit QDR-II SRAM 4-Word Burst Architecture
  • CY7C1411JV18 - (CY7C14xxJV18) 36-Mbit QDR-II SRAM 4-Word Burst Architecture
  • CY7C1411KV18 - 36-Mbit QDR II SRAM Four-Word Burst Architecture
  • CY7C141 - 1K x 8 Dual-Port Static RAM
  • CY7C1410AV18 - (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture
  • CY7C1410JV18 - (CY7C14xxJV18) SRAM 2-Word Burst Architecture
  • CY7C1410V18 - (CY7C14xxV18) SRAM 2-Word Burst Architecture
  • CY7C1412AV18 - (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1411AV18, CY7C1426AV18 www.DataSheet4U.com CY7C1413AV18, CY7C1415AV18 36-Mbit QDR™-II SRAM 4-Word Burst Architecture Features ■ Functional Description The CY7C1411AV18, CY7C1426AV18, CY7C1413AV18, and CY7C1415AV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR™-II architecture. QDR-II architecture consists of two separate ports to access the memory array. The read port has dedicated data outputs to support the read operations and the write port has dedicated data inputs to support the write operations. QDR-II architecture has separate data inputs and data outputs to completely eliminate the need to “turn-around” the data bus required with common IO devices. Access to each port is through a common address bus.
Published: |