900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Cypress Semiconductor Electronic Components Datasheet

CY7C1347B Datasheet

128K x 36 Synchronous-Pipelined Cache RAM

No Preview Available !

www.DataSheet4U.com
1CY7C1347
CY7C1347B
128K x 36 Synchronous-Pipelined Cache RAM
Features
• Supports 100-MHz bus for Pentiumand PowerPC™
operations with zero wait states
• Fully registered inputs and outputs for pipelined oper-
ation
• 128K by 36 common I/O architecture
• 3.3V core power supply
• 2.5V/3.3V I/O operation
• Fast clock-to-output times
— 3.5 ns (for 166-MHz device)
— 4.0 ns (for 133-MHz device)
— 5.5 ns (for 100-MHz device)
• User-selectable burst counter supporting IntelPen-
tium interleaved or linear burst sequences
• Separate processor and controller address strobes
• Synchronous self-timed writes
• Asynchronous output enable
• JEDEC-standard 100 TQFP pinout
• “ZZ” Sleep Mode option and Stop Clock option
• Available in Industrial and Commercial Temperature
ranges
Functional Description
The CY7C1347B is a 3.3V, 128K by 36 synchronous-pipelined
cache SRAM designed to support zero-wait-state secondary
cache with minimal glue logic.
Logic Block Diagram
CLK
ADV
ADSC
ADSP
A[16:0]
GW
BWE
BW 3
BW2
17
BW1
BW0
CE1
CE2
CE3
MODE
(A[1;0]) 2
BURST Q0
CE COUNTER
CLR
Q1
Q
ADDRESS
CE
D
REGISTER
15
D DQ[31:24], DP[3] Q
BYTEWRITE
REGISTERS
D DQ[23:16], DP[2] Q
BYTEWRITE
REGISTERS
D DQ[15:8], DP[1] Q
BYTEWRITE
REGISTERS
D DQ[7:0], DP[0] Q
BYTEWRITE
REGISTERS
D ENABLE CE Q
REGISTER
The CY7C1347B I/O pins can operate at either the 2.5V or the
3.3V level, the I/O pins are 3.3V tolerant when VDDQ = 2.5V.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock. Max-
imum access delay from the clock rise is 3.5 ns (166-MHz
device).
The CY7C1347B supports either the interleaved burst se-
quence used by the Intel Pentium processor or a linear burst
sequence used by processors such as the PowerPC. The burst
sequence is selected through the MODE pin. Accesses can be
initiated by asserting either the Processor Address Strobe
(ADSP) or the Controller Address Strobe (ADSC) at clock rise.
Address advancement through the burst sequence is con-
trolled by the ADV input. A 2-bit on-chip wraparound burst
counter captures the first address in a burst sequence and
automatically increments the address for the rest of the burst
access.
Byte write operations are qualified with the four Byte Write
Select (BW[3:0]) inputs. A Global Write Enable (GW) overrides
all byte write inputs and writes data to all four bytes. All writes
are conducted with on-chip synchronous self-timed write cir-
cuitry.
Three synchronous Chip Selects (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) provide for easy bank se-
lection and output three-state control. In order to provide prop-
er data during depth expansion, OE is masked during the first
clock of a read cycle when emerging from a deselected state.
15 17
128KX36
MEMORY
ARRAY
36 36
D ENABLE DELAY Q
REGISTER
OE
ZZ SLEEP
CONTROL
Pentium and Intel are registered trademarks of Intel Corporation.
PowerPC is a trademark of IBM Corporation.
OUTPUT
REGISTERS
CLK
INPUT
REGISTERS
CLK
DQ[31:0]
DP[3:0]
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
March 11, 2001
DataSheet4 U .com


Cypress Semiconductor Electronic Components Datasheet

CY7C1347B Datasheet

128K x 36 Synchronous-Pipelined Cache RAM

No Preview Available !

www.DataSheet4U.com
Pin Configurations
BYTE2
BYTE3
DP2
DQ16
DQ17
VDDQ
VSSQ
DQ18
DQ19
DQ20
DQ21
VSSQ
VDDQ
DQ22
DQ23
NC
VDD
NC
VSS
DQ24
DQ25
VDDQ
VSSQ
DQ26
DQ27
DQ28
DQ29
VSSQ
VDDQ
DQ30
DQ31
DP3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
CY7C1347B
100-Pin TQFP
CY7C1347B
80 DP1
79 DQ15
78 DQ14
77 VDDQ
76 VSSQ
75 DQ13
74
DQ12
BYTE1
73 DQ11
72 DQ10
71 VSSQ
70 VDDQ
69 DQ9
68 DQ8
67 VSS
66 NC
65 VDD
64 ZZ
63 DQ7
62 DQ6
61 VDDQ
60 VSSQ
59 DQ5
58 DQ4
57
DQ3
BYTE0
56 DQ2
55 VSSQ
54 VDDQ
53 DQ1
52 DQ0
51 DP0
DataSheet4 U .com
2


Part Number CY7C1347B
Description 128K x 36 Synchronous-Pipelined Cache RAM
Maker Cypress Semiconductor
PDF Download

CY7C1347B Datasheet PDF






Similar Datasheet

1 CY7C1347B 128K x 36 Synchronous-Pipelined Cache RAM
Cypress Semiconductor
2 CY7C1347D 128K x 36 Synchronous-Pipelined Cache SRAM
Cypress Semiconductor
3 CY7C1347F 4-Mbit (128K x 36) Pipelined Sync SRAM
Cypress Semiconductor
4 CY7C1347G 4-Mbit (128K x 36) Pipelined Sync SRAM
Cypress Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy