Datasheet4U Logo Datasheet4U.com

CY7C1302DV25 - 9-Mbit Burst of Two Pipelined SRAMs

Description

The CY7C1302DV25 is a 2.5V Synchronous Pipelined SRAM equipped with QDR™ architecture.

QDR architecture consists of two separate ports to access the memory array.

Features

  • Separate independent Read and Write data ports.
  • Supports concurrent transactions.
  • 167-MHz clock for high bandwidth.
  • 2.5 ns clock-to-Valid access time.
  • 2-word burst on all accesses.
  • Double Data Rate (DDR) interfaces on both Read and Write ports (data transferred at 333 MHz) @ 167 MHz.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Two output clocks (C and C) account for clock skew an.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1302CV25 9-Mbit Burst of Two Pipelined SRAMs
CY7C130 1K x 8 Dual-Port Static RAM
CY7C1303BV18 18-Mbit Burst of 2 Pipelined SRAM
CY7C1303BV25 18-Mbit Burst of Two-Pipelined SRAM
CY7C1304DV25 9-Mbit Burst of 4 Pipelined SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com PREMILINARY CY7C1302DV25 9-Mbit Burst of Two Pipelined SRAMs with QDR™ Architecture Features • Separate independent Read and Write data ports — Supports concurrent transactions • 167-MHz clock for high bandwidth — 2.5 ns clock-to-Valid access time • 2-word burst on all accesses • Double Data Rate (DDR) interfaces on both Read and Write ports (data transferred at 333 MHz) @ 167 MHz • Two input clocks (K and K) for precise DDR timing — SRAM uses rising edges only • Two output clocks (C and C) account for clock skew and flight time mismatching • Single multiplexed address input bus latches address inputs for both Read and Write ports • Separate Port Selects for depth expansion • Synchronous internally self-timed writes • 2.
Published: |