Datasheet4U Logo Datasheet4U.com

CY7C1298H - 1-Mbit (64K x 18) Pipelined DCD Sync SRAM

Product Overview

📥 Download Datasheet

Datasheet preview – CY7C1298H

Datasheet Details

Part number CY7C1298H
Manufacturer Cypress Semiconductor
File Size 407.12 KB
Description 1-Mbit (64K x 18) Pipelined DCD Sync SRAM
Datasheet download datasheet CY7C1298H Datasheet
Additional preview pages of the CY7C1298H datasheet.

Product details

Description

1] The CY7C1298H SRAM integrates 64K x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE1), depth-expansion Chip Enables (CE2 and CE3), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW[A:B], and BWE), and Global Write (GW

Features

Other Datasheets by Cypress Semiconductor
Published: |