CY7C1268KV18 architecture equivalent, 36-mbit ddr ii+ sram two-word burst architecture.
* 36-Mbit density (2 M × 18, 1 M × 36)
* 550 MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) int.
Image gallery
TAGS
+
Manufacturer
Related datasheet
Download (Size : 622.44KB)