CY7C1250KV18 architecture equivalent, 36-mbit ddr ii+ sram two-word burst architecture.
* 36-Mbit density (2M × 18, 1M × 36)
* 450 MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) inter.
Image gallery
TAGS
+
Download (Size : 1.17MB)