Datasheet4U Logo Datasheet4U.com

CY2302 - Frequency Multiplier and Zero Delay Buffer

General Description

Reference Input: The output signals are synchronized to this signal.

Feedback Input: This input must be fed by one of the outputs (OUT1 or OUT2) to ensure proper functionality.

Key Features

  • 90 ps typical jitter OUT2.
  • 200 ps typical jitter OUT1.
  • 65 ps typical output-to-output skew.
  • 90 ps typical propagation delay.
  • Voltage range: 3.3 V±5%, or 5 V±10%.
  • Output frequency range: 5 MHz to 133 MHz.
  • Two outputs.
  • Configuration options allow various multiplications of the reference frequency.
  • refer to Table 1 to determine the specific option which meets your multiplication needs.
  • Available in 8-pin SOIC package CY2302 Frequency Multiplier.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY2304 3.3V Zero Delay Buffer Cypress
CY2304NZ Four Output PCI-X and General Purpose Buffer Cypress
CY2305 Low Cost 3.3 V Zero Delay Buffer Cypress
CY2308 3.3V Zero Delay Buffer Cypress
CY2309 Low Cost 3.3 V Zero Delay Buffer Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY2300 Phase-Aligned Clock Multiplier
CY2303 Phase-Aligned Clock Multiplier
CY2305C Zero Delay Buffers
CY2309C Zero Delay Buffers
CY2313ANZ 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Features ■ 90 ps typical jitter OUT2 ■ 200 ps typical jitter OUT1 ■ 65 ps typical output-to-output skew ■ 90 ps typical propagation delay ■ Voltage range: 3.3 V±5%, or 5 V±10% ■ Output frequency range: 5 MHz to 133 MHz ■ Two outputs ■ Configuration options allow various multiplications of the reference frequency—refer to Table 1 to determine the specific option which meets your multiplication needs ■ Available in 8-pin SOIC package CY2302 Frequency Multiplier and Zero Delay Buffer Table 1.