*
* 512-Kbit nonvolatile static random access memory (nvSRAM)
* Internally organized as 64 K × 8
* STORE to QuantumTrap nonvolatile elements initiated a.

Clock. Runs at speeds up to a maximum of fSCL. I/O. Input/Output of data through I2C interface. Write Protect. Protects the memory from all writes. This pin is internally pulled LOW and hence can be left open if not connected. Slave Address. Defines .

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts