Datasheet4U Logo Datasheet4U.com

S25FL064L - 64-Mbit (8-Mbyte) 3.0V FL-L SPI Flash Memory

Datasheet Summary

Description

The Cypress FL-L Family devices are Flash Non-volatile Memory products using: Floating Gate technology

The FL-L family connects to a host system via a Serial Peripheral Interface (SPI).

Features

  • a Page Programming Buffer that allows up to 256-bytes to be programmed in one operation and provides individual 4 KB sector, 32 KB half block sector, 64 KB block sector, or entire chip erase. By using FL-L family devices at the higher clock rates supported, with Quad commands, the instruction read transfer rate can match or e.

📥 Download Datasheet

Datasheet preview – S25FL064L

Datasheet Details

Part number S25FL064L
Manufacturer Cypress
File Size 1.36 MB
Description 64-Mbit (8-Mbyte) 3.0V FL-L SPI Flash Memory
Datasheet download datasheet S25FL064L Datasheet
Additional preview pages of the S25FL064L datasheet.

📁 Similar Datasheet

  • S25FL064L - 64Mb (8MB) FL-L Flash Memory (Infineon)
  • S25FL064A - Flash Memory (SPANSION)
  • S25FL064P - 64-Mbit CMOS 3.0 Volt Flash Memory (SPANSION)
  • S25FL001D - (S25FL001D / S25FL002D) Flash Memory (SPANSION)
  • S25FL002D - (S25FL001D / S25FL002D) Flash Memory (SPANSION)
  • S25FL004A - Flash Memory (SPANSION)
  • S25FL004D - Flash Memory (SPANSION)
  • S25FL004K - 4-Mbit / 8-Mbit / 16-Mbit CMOS 3.0 Volt Flash Memory (SPANSION)
  • S25FL008A - Flash Memory (SPANSION)
  • S25FL008K - 4-Mbit / 8-Mbit / 16-Mbit CMOS 3.0 Volt Flash Memory (SPANSION)
Other Datasheets by Cypress

Full PDF Text Transcription

Click to expand full text
S25FL064L 64-Mbit (8-Mbyte) 3.0 V FL-L SPI Flash Memory General Description The Cypress FL-L Family devices are Flash Non-volatile Memory products using:  Floating Gate technology  65-nm process lithography The FL-L family connects to a host system via a Serial Peripheral Interface (SPI). Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit wide Quad I/O (QIO), and Quad Peripheral Interface (QPI) commands. In addition, there are Double Data Rate (DDR) read commands for QIO and QPI that transfer address and read data on both edges of the clock.
Published: |