BCM87326 phy equivalent, 7-nm 16 x 56-gb/s pam-4 duplex phy.
* Host-side interface:
– Long reach (LR): ~30 dB
* Line-side interface:
– KR
– CR
– Chip-to-module.
On-chip clock synthesis is performed by a low-cost reference clock through high-frequency, low-jitter phaselocked loops.
.................................................................................................... 5
1.1 Device Functions ...............................................................................................................................
Image gallery
TAGS
Download (Size : 549.90KB)