Up to 19 ns instruction cycle time, 52 MIPS sustained performance Single-cycle instruction execution Single-cycle context switch 3-bus architecture allows dual operand fe.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts