ADSP-21369 datasheet, processor equivalent, Analog Devices

Features and benefits

include JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a .

Application

interface, S/PDIF transceiver, serial ports, 8-channel asynchronous sample rate converter, precision clock generators, a.

Description

................................................. 3 SHARC Family Core Architecture ............................ 4 Family Peripheral Architecture ................................ 7 I/O Processor Features ......................................... 10 Sy.

Image gallery