Datasheet4U Logo Datasheet4U.com

ADCLK907 - (ADCLK905 - ADCLK925) Ultrafast ECL Clock / Data Buffers

Download the ADCLK907 datasheet PDF. This datasheet also covers the ADCLK925 variant, as both devices belong to the same (adclk905 - adclk925) ultrafast ecl clock / data buffers family and are provided as variant models within a single manufacturer datasheet.

General Description

The ADCLK905 (one input, one output), ADCLK907 (dual one input, one output), and ADCLK925 (one input, two outputs) are ultrafast clock/data buffers fabricated on the Analog Devices, Inc., proprietary XFCB3 silicon germanium (SiGe) bipolar process.

Key Features

  • 95 ps propagation delay 7.5 GHz toggle rate 60 ps typical output rise/fall 60 fs random jitter (RJ) On-chip terminations at both input pins Extended industrial temperature range:.
  • 40°C to +125°C 2.5 V to 3.3 V power supply (VCC.
  • VEE) D D Q Q 06318-001.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ADCLK925_AnalogDevices.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ADCLK907
Manufacturer Analog Devices
File Size 1.23 MB
Description (ADCLK905 - ADCLK925) Ultrafast ECL Clock / Data Buffers
Datasheet download datasheet ADCLK907 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com Ultrafast SiGe ECL Clock/Data Buffers ADCLK905/ADCLK907/ADCLK925 TYPICAL APPLICATION CIRCUITS VREF VT VCC FEATURES 95 ps propagation delay 7.5 GHz toggle rate 60 ps typical output rise/fall 60 fs random jitter (RJ) On-chip terminations at both input pins Extended industrial temperature range: −40°C to +125°C 2.5 V to 3.3 V power supply (VCC − VEE) D D Q Q 06318-001 APPLICATIONS Clock and data signal restoration and level shifting Automated test equipment (ATE) High speed instrumentation High speed line receivers Threshold detection Converter clocking VEE Figure 1.