AD9695
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 3
General Description ......................................................................... 4
Product Highlights ........................................................................... 4
Specifications..................................................................................... 5
DC Specifications ......................................................................... 5
AC Specifications—1300 MSPS.................................................. 6
AC Specifications—625 MSPS.................................................... 8
Digital Specifications ................................................................... 9
Switching Specifications ............................................................ 10
Timing Specifications ................................................................ 11
Absolute Maximum Ratings.......................................................... 13
Thermal Characteristics ............................................................ 13
ESD Caution................................................................................ 13
Pin Configuration and Function Descriptions........................... 14
Typical Performance Characteristics ........................................... 16
1300 MSPS................................................................................... 16
625 MSPS..................................................................................... 21
Equivalent Circuits ......................................................................... 25
Theory of Operation ...................................................................... 27
ADC Architecture ...................................................................... 27
Analog Input Considerations.................................................... 27
Voltage Reference ....................................................................... 30
DC Offset Calibration................................................................ 30
Clock Input Considerations ...................................................... 30
Power-Down/Standby Mode..................................................... 33
Temperature Diode .................................................................... 33
ADC Overrange and Fast Detect.................................................. 34
ADC Overrange.......................................................................... 34
Fast Threshold Detection (FD_A and FD_B) ........................ 34
ADC Application Modes and JESD204B Tx Converter Mapping
........................................................................................................... 35
Programmable Finite Impulse Response (FIR) Filters .............. 37
Supported Modes........................................................................ 37
Programming Instructions........................................................ 39
Digital Downconverter (DDC)..................................................... 42
DDC I/Q Input Selection .......................................................... 42
DDC I/Q Output Selection ....................................................... 42
DDC General Description ........................................................ 42
DDC Frequency Translation..................................................... 45
DDC Decimation Filters ........................................................... 53
DDC Gain Stage ......................................................................... 60
DDC Complex to Real Conversion ......................................... 61
DDC Mixed Decimation Settings ............................................ 62
DDC Example Configurations ................................................. 64
Signal Monitor ................................................................................ 67
SPORT Over JESD204B ............................................................ 68
Digital Outputs ............................................................................... 70
Introduction to the JESD204B Interface ................................. 70
JESD204B Overview .................................................................. 70
Functional Overview ................................................................. 71
JESD204B Link Establishment ................................................. 71
Physical Layer (Driver) Outputs .............................................. 73
Setting Up the AD9695 Digital Interface ................................ 74
Deterministic Latency.................................................................... 80
Subclass 0 Operation.................................................................. 80
Subclass 1 Operation.................................................................. 80
Multichip Synchronization............................................................ 82
Normal Mode.............................................................................. 82
Timestamp Mode ....................................................................... 82
SYSREF± Input ........................................................................... 84
SYSREF± Setup/Hold Window Monitor................................. 86
Latency............................................................................................. 88
End to End Total Latency.......................................................... 88
Example Latency Calculations.................................................. 88
LMFC Referenced Latency........................................................ 88
Test Modes....................................................................................... 90
ADC Test Modes ........................................................................ 90
JESD204B Block Test Modes .................................................... 91
Serial Port Interface (SPI).............................................................. 93
Configuration Using the SPI..................................................... 93
Hardware Interface..................................................................... 93
SPI Accessible Features.............................................................. 93
Memory Map .................................................................................. 94
Reading the Memory Map Register Table............................... 94
Memory Map Registers ............................................................. 95
Applications Information ............................................................ 133
Power Supply Recommendations........................................... 133
Rev. A | Page 2 of 135
