Datasheet4U Logo Datasheet4U.com

AD9656 - 1.8 V Analog-to-Digital Converter

General Description

The AD9656 is a quad, 16-bit, 125 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use.

Key Features

  • SNR = 79.9 dBFS at 16 MHz (VREF = 1.4 V) SNR = 78.1 dBFS at 64 MHz (VREF = 1.4 V) SFDR = 86 dBc to Nyquist (VREF = 1.4 V) JESD204B Subclass 1 coded serial digital outputs Flexible analog input range: 2.0 V p-p to 2.8 V p-p 1.8 V supply operation Low power: 197 mW per channel at 125 MSPS (two lanes) DNL = ±0.6 LSB (VREF = 1.4 V) INL = ±4.5 LSB (VREF = 1.4 V) 650 MHz analog input bandwidth, full power Serial port control Full chip and individual channel power-down modes Built-in and custom digital.

📥 Download Datasheet

Other Datasheets by Analog Devices

Part Number Description
AD9650 1.8 V Dual Analog-to-Digital Converter
AD9652 3.3V / 1.8V Dual Analog-to-Digital Converter
AD9653 Serial LVDS 1.8V Analog-to-Digital Converter
AD9655 1.8V Analog-to-Digital Converter
AD9600 1.8 V Dual Analog-to-Digital Converter
AD9601 200 MSPS/250 MSPS 1.8 V Analog-to-Digital Converter
AD9608 1.8V Dual Analog-to-Digital Converter
AD9609 1.8V Analog-to-Digital Converter
AD9610 Wide Bandwidth/ Fast Settling Operational Amplifier
AD9613 1.8V Dual Analog-to-Digital Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Data Sheet FEATURES SNR = 79.9 dBFS at 16 MHz (VREF = 1.4 V) SNR = 78.1 dBFS at 64 MHz (VREF = 1.4 V) SFDR = 86 dBc to Nyquist (VREF = 1.4 V) JESD204B Subclass 1 coded serial digital outputs Flexible analog input range: 2.0 V p-p to 2.8 V p-p 1.8 V supply operation Low power: 197 mW per channel at 125 MSPS (two lanes) DNL = ±0.6 LSB (VREF = 1.4 V) INL = ±4.5 LSB (VREF = 1.4 V) 650 MHz analog input bandwidth, full power Serial port control Full chip and individual channel power-down modes Built-in and custom digital test pattern generation Multichip sync and clock divider Standby mode Quad, 16-Bit, 125 MSPS, JESD204B 1.