Datasheet4U Logo Datasheet4U.com

AD53020 - Four Channel ECL Delay Line

Description

The AD53020 is a four-channel delay line designed for use in automatic test equipment and digital logic systems.

High speed bipolar transistors and a 44-lead plastic PLCC package with internal heat spreader provide high frequency performance at a minimum of space, cost and power dissipation.

Features

  • Four Delay Lines with the Ability to Independently Adjust All Edges Pin Compatible and Functionally Equivalent with the BT624 Reduced Power Dissipation 44-Lead PLCC Package with Internal Heat Spreader.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AD5300T 300V 5A Ultra Low VF Schottky AP Semiconductor
AD5354 Low Power 20bit AKM
AD500-9 Avalanche Photodiode Silicon Sensor
AD500-9 APD First Sensor
AD500-9-400M-TO5 APD Hybrid First Sensor

Other Datasheets by Analog Devices

Part Number Description
AD5302 +2.5 V to +5.5 V/ 230 uA Dual Rail-to-Rail/ Voltage Output 8-/10-/12-Bit DACs
AD530 Integrated Circuit / Multiplier / Divider / Square Rooter
AD5300 8-Bit DAC
AD5301 Voltage-Output 8-/10-/12-Bit DACs
AD5303 +2.5 V to +5.5 V/ 230 uA/ Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
a FEATURES Four Delay Lines with the Ability to Independently Adjust All Edges Pin Compatible and Functionally Equivalent with the BT624 Reduced Power Dissipation 44-Lead PLCC Package with Internal Heat Spreader APPLICATIONS Automatic Test Equipment Semiconductor Test Systems Board Test Systems Clocked ECL Circuits Four Channel ECL Delay Line AD53020 FUNCTIONAL BLOCK DIAGRAM GND S0 S1 VWIDTH1 OUT1 OUT1 VDELAY1 VWIDTH2 IN2, IN2 OUT2 OUT2 DRVMODE VDELAY2 VWIDTH3 IN3, IN3 OUT3 OUT3 AD53020 IN1, IN1 PRODUCT DESCRIPTION The AD53020 is a four-channel delay line designed for use in automatic test equipment and digital logic systems.
Published: |