The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
Revision History 512M AS4C64M8D2 60 ball FBGA PACKAGE
Revision
Rev 1.0 Rev 1.1
Details
Preliminary datasheet Adjust the temperature value
AS4C64M8D2-25BIN AS4C64M8D2-25BCN
Date Feb. 2014 June. 2017
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice
Confidential
- 1 of 60 -
Rev.1.1 Jun. 2017
AS4C64M8D2-25BIN AS4C64M8D2-25BCN
512M – (64M x 8 bit) DDRII Synchronous DRAM (SDRAM)
Features
JEDEC Standard Compliant JEDEC standard 1.8V I/O (SSTL_18-compatible) Power supplies: VDD & VDDQ = +1.8V 0.