Datasheet4U Logo Datasheet4U.com

SAM9CN12 - SMART ARM-based Embedded MPU

Download the SAM9CN12 datasheet PDF. This datasheet also covers the SAM9N12 variant, as both devices belong to the same smart arm-based embedded mpu family and are provided as variant models within a single manufacturer datasheet.

Description

The Atmel® | SMART SAM9N and SAM9CN ARM926EJ-S™-based embedded MPUs offer the frequently-requested combination of user interface functionality and high data rate connectivity, with LCD controller, resistive touchscreen, multiple UARTs, SPI, I2C, full-speed USB Host and Device and SDIO.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SAM9N12-ATMEL.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
SAM90F (SAM50F - SAM90F) HIGH VOLTAGE RECTIFIER SSDI
SAM90UF (SAM50F - SAM90F) HIGH VOLTAGE RECTIFIER SSDI
SAM9G20 32-BIT MICROPROCESSORS Microchip
SAM9X60 SIP MPU Microchip
SAM-M8Q Easy-to-use u-blox M8 GNSS antenna u-blox

Other Datasheets by Atmel (Microchip)

Part Number Description
SAM9CN11 SMART ARM-based Embedded MPU
SAM9260 SMART ARM-based Embedded MPU
SAM9263 SMART ARM-based Embedded MPU
SAM9G10 ARM-based Embedded MPU
SAM9G15 AT91SAM ARM-based Embbedded MPU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SAM9N12/SAM9CN11/SAM9CN12 Atmel | SMART ARM-based Embedded MPU DATASHEET Description The Atmel® | SMART SAM9N and SAM9CN ARM926EJ-S™-based embedded MPUs offer the frequently-requested combination of user interface functionality and high data rate connectivity, with LCD controller, resistive touchscreen, multiple UARTs, SPI, I2C, full-speed USB Host and Device and SDIO. These eMPUs support the latest generation of LPDDR/DDR2 and NAND Flash memory interfaces for program and data storage. An internal 133 MHz multi-layer bus architecture associated with eight DMA channels and distributed memory— including a 32-Kbyte SRAM—sustains the high bandwidth required by the processor and the high-speed peripherals.
Published: |