The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
®
Description PLD3 is an active pull-down buffer piece.
Logic Symbol
Truth Table
PLD3
PADM
N/A
3/'
$0,+* PLFURQ &026 *DWH $UUD
Pin Loading
N/A
HDL Syntax Verilog .................... PLD3 inst_name (PADM); VHDL...................... inst_name: PLD3 port map (PADM);
Power Characteristics
Parameter Static IDD (TJ = 85°C) EQLpd
See page 2-15 for power equation.
Value TBD 149.