PLD3

PLD3 Description

PLD3 is an active pull-down buffer piece. Logic Symbol Truth Table PLD3 PADM N/A 3/' $0,+  PLFURQ &026 DWH $UUD Pin Loading N/A HDL Syntax Verilog .................... VHDL......................