Datasheet4U Logo Datasheet4U.com

ODTXXN12 - CMOS Gate Array

Download the ODTXXN12 datasheet PDF. This datasheet also covers the ODTXXN01 variant, as both devices belong to the same cmos gate array family and are provided as variant models within a single manufacturer datasheet.

Description

ODTXXNxx is a family of 1 to 24 mA, non-inverting, TTL-level, output buffer pieces with N-channel, open-drains (pulldown).

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ODTXXN01-AMI.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ODTXXN12
Manufacturer AMI
File Size 25.49 KB
Description CMOS Gate Array
Datasheet download datasheet ODTXXN12 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
2'7;;1[[ ® $0,+*  PLFURQ &026 *DWH $UUD Description ODTXXNxx is a family of 1 to 24 mA, non-inverting, TTL-level, output buffer pieces with N-channel, open-drains (pulldown). Logic Symbol Truth Table ODTXXNxx A PADM A PADM LL HZ Z = High Impedance HDL Syntax Verilog .................... ODTXXNxx inst_name (PADM, A); VHDL...................... inst_name: ODTXXNxx port map (PADM, A); Pin Loading Pin Name A (eq-load) PADM (pF) ODTXXN01 4.3 4.90 ODTXXN02 4.3 4.90 ODTXXN04 4.3 4.91 Load ODTXXN08 8.3 4.90 ODTXXN12 8.3 4.91 Power Characteristics Cell Output Drive (mA) ODTXXN01 ODTXXN02 ODTXXN04 ODTXXN08 ODTXXN12 ODTXXN16 ODTXXN24 1 2 4 8 12 16 24 a. See page 2-15 for power equation. Power Characteristicsa Static IDD (TJ = 85°C) (nA) TBD EQLpd (Eq-load) 141.7 TBD 143.
Published: |