Datasheet4U Logo Datasheet4U.com

ODCSXX04 - CMOS Gate Array

Description

ODCSXXxx is a family of 4 to 24 mA, non-inverting, CMOS-level, output buffer pieces with controlled slew rate outputs.

📥 Download Datasheet

Datasheet Details

Part number ODCSXX04
Manufacturer AMI
File Size 23.70 KB
Description CMOS Gate Array
Datasheet download datasheet ODCSXX04 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
2'&6;;[[ ® $0,+*  PLFURQ &026 *DWH $UUD Description ODCSXXxx is a family of 4 to 24 mA, non-inverting, CMOS-level, output buffer pieces with controlled slew rate outputs. Logic Symbol Truth Table ODCSXXxx SL A PADM A PADM LL HH HDL Syntax Verilog .................... ODCSXXxx inst_name (PADM, A); VHDL...................... inst_name: ODCSXXxx port map (PADM, A); Pin Loading Pin Name A (eq-load) ODCSXX04 9.3 Power Characteristics Cell Output Drive (mA) ODCSXX04 4 ODCSXX08 8 ODCSXX12 12 ODCSXX16 16 ODCSXX24 24 a. See page 2-15 for power equation. ODCSXX08 9.3 Load ODCSXX12 9.3 ODCSXX16 9.3 Power Characteristicsa Static IDD (TJ = 85°C) (nA) TBD EQLpd (Eq-load) 198.6 TBD 220.0 TBD 240.8 TBD 263.6 TBD 282.3 ODCSXX24 11.
Published: |