Datasheet4U Logo Datasheet4U.com

DF124 - CMOS Gate Array

This page provides the datasheet information for the DF124, a member of the DF121 CMOS Gate Array family.

Datasheet Summary

Description

DF12x is a family of static, master-slave D flip-flops.

SET and RESET are asynchronous and active low.

Outputs are buffered and change state on the rising edge of the clock.

📥 Download Datasheet

Datasheet preview – DF124

Datasheet Details

Part number DF124
Manufacturer AMI
File Size 48.17 KB
Description CMOS Gate Array
Datasheet download datasheet DF124 Datasheet
Additional preview pages of the DF124 datasheet.

📁 Similar Datasheet

  • DF120 - Bridge Rectifier (SiPower)
  • DF120F - Bridge Rectifier (SiPower)
  • DF120R12W2H3_B27 - IGBT (Infineon)
  • DF120S - Bridge Rectifier (SiPower)
  • DF128S - DF SERIES 15 AMP THERMAL CUTOFFS (Thermtrol Corporation)
  • DF12S - 1.0A Surface Mount Bridge Rectifier (TAITRON)
  • DF10 - Miniature Glass Passivated Single-Phase Bridge Rectifier (GOOD-ARK)
  • DF10 - 1.0A GLASS PASSIVATED SINGLE PHASE BRIDGE RECTIFIER (WON-TOP)
  • DF10 - Glass Passivated Bridge Rectifier (Eris)
  • DF10 - SINGLE-PHASE GLASS PASSIVATED SILICON BRIDGE RECTIFIER (SEMTECH)
Other Datasheets by AMI

Full PDF Text Transcription

Click to expand full text
')[ ® $0,+*  PLFURQ &026 *DWH $UUD Description DF12x is a family of static, master-slave D flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock. Logic Symbol DF12x DSQ C RQ Truth Table SN RN LL LH HL HH HH HH IL = Illegal D X X X L H X C Q QN X IL IL XHL XLH ↑LH ↑HL L NC NC NC = No Change Core Logic HDL Syntax Verilog .................... DF12x inst_name (Q, QN, C, D, RN, SN); VHDL...................... inst_name: DF12x port map (Q, QN, C, D, RN, SN); Pin Loading Pin Name D C SN RN DF121 1.0 1.0 2.1 2.2 Equivalent Loads DF122 DF124 1.0 1.0 1.0 1.0 2.1 2.1 2.2 1.0 DF126 1.0 1.0 2.1 1.
Published: |