CVDD array equivalent, cmos gate array.
CVDD is the resistive tie-up to the core VDD bus for all cell inputs. Equivalent Gates ................... 1.0
HDL Syntax Verilog .................... CVDD inst_name (Q); VHDL...................... inst_name: CVDD port map (Q);
$0,+* PLFURQ &02.
Image gallery
TAGS
Download (Size : 14.31KB)