BR0x is a family of non-inverting bus receivers with a single output to be used as the output of tristate busses. Logic Symbol Truth Table BR0x AQ AQ AQ LL HH HDL Syntax Verilog .................... BR0x inst_name (Q, A); VHDL...................

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts